
dsPIC30F
Flash
Programming
S
p
ecification
DS70102K-
page
16
2010
Microchip
T
echnolo
gy
Inc.
TABLE 5-8:
dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F2010, dsPIC30F4011/4012 AND dsPIC30F6010/ 6011/6012/6013/
6014)
Address
Name
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0xF80000
FOSC
FCKSM<1:0>
—
FOS<1:0>
—
FPR<3:0>
0xF80002
FWDT
FWDTEN
—
FWPSA<1:0>
FWPSB<3:0>
0xF80004
FBORPOR
MCLREN
—
PWMPIN(1) HPOL(1)
LPOL(1)
BOREN
—
BORV<1:0>
—
FPWRT<1:0>
0xF80006
FBS
—
Reserved(2)
—
Reserved(2)
—
Reserved(2)
0xF80008
FSS
—
Reserved(2)
—
Reserved(2)
—
Reserved(2)
0xF8000A
FGS
—
Reserved(2)
GCP
GWRP
0xF8000C
FICD
BKBUG
COE
—
ICS<1:0>
Note
1:
On the 6011, 6012, 6013 and 6014, these bits are reserved (read as ‘1’ and must be programmed as ‘1’).
2:
Reserved bits read as ‘1’ and must be programmed as ‘1’.
TABLE 5-9:
dsPIC30F CONFIGURATION REGISTERS (FOR dsPIC30F5011/5013)
Address
Name
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0xF80000
FOSC
FCKSM<1:0>
—
FOS<1:0>
—
FPR<3:0>
0xF80002
FWDT
FWDTEN
—
FWPSA<1:0>
FWPSB<3:0>
0xF80004
FBORPOR
MCLREN
—
Reserved(1)
BOREN
—
BORV<1:0>
—
FPWRT<1:0>
0xF80006
FBS
—
RBS<1:0>
—
EBS
—
BSS<2:0>
0xF80008
FSS
—
RSS<1:0>
—
ESS<1:0>
—
SSS<2:0>
0xF8000A
FGS
—
GSS<1:0>
GWRP
0xF8000C
FICD
BKBUG
COE
—
ICS<1:0>
Note
1:
Reserved bits read as ‘1’ and must be programmed as ‘1’.
BWRP
SWRP